Signal2026-07-21
arXiv

Differentiable Logic Gate Networks for Low-Latency EEG Classification on Edge Devices

Open primary sourceRead on Substack